AD-A071 740

CORNELL UNIV ITHACA N Y SCHOOL OF ELECTRICAL ENGINEERING F/6 20/12
THE USE OF AL(X)GA(1-X)AS BUFFER LAYERS TO REDUCE PARASITIC SPA--ETC(U)
JUN 79 L F EASTMAN, D W WOODWARD, A CHANDRA N00014-75-C-0739
NL


UNCLASSIFIED





END DATE FILMED 8-79 OF

071740



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS 1961 A

15 NOOD 14-75-



The Use of Space Chargin FET Str

DA 071740

FILE COPY



10 Les

space char or buffer. agreement obtained of fabricated The paras: strate or domain the Including drain bia as the sq root of t GaAs

Al_xGa_{1-x}^l junction reduced p



The Use of Al Gall As Buffer Layers to Reduce Parasitic
Space Charge Limited Current Flow Through the Substrate
in FET Structures

10 Lester Amitabh

space charge limited current flow in a GaAs substrate or buffer. The computed output conductance is in agreement with experimental values of 600 to 1000 ohms obtained on low noise FET's with 300 pm gate width fabricated on GaAs buffer layers with low trap density. The parasitic current flows in the semi-insulating substrate or buffer layer, around the thin high field Gunn domain that is present in the active layer of the FET. Including the effects of changing domain length with drain bias, the parasitic current is found to rise as the square root of the drain voltage and as the 4th root of the active channel doping.

GaAs FET's were fabricated with undoped high purity $Al_xGa_{1-x}As$ buffer layers in order to utilize the heterojunction barrier and reduced saturation velocity to provide reduced parasitic conduction. Output conductance of these devices are in the range of 5000 ohms.

DDC

JUL 26 1979

NEWSTIVE

79 07 16 155

N00014-75-C-0739 Date: 22 June 1979

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

X00 | 1

